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I. INTRODUCTION 
The purpose of this project was to develop a system for 
programming the I.B.M. ?0?4 general purpose digital computer 
in terms of individual computational components similar to 
the components of analog computers and conventional digital 
differential analyzers. 
In many problems arising in engineering, particularly in 
the simulation of processes and equipment, it may be faster, 
simpler, and more meaningful to use an analog method of 
solution than to reduce the problem to its most compact 
mathematical form and write a digital computer program for 
solving the resulting equations. 
With the analog method, equipment and processes are 
simulated by individual computational building blocks, each 
I 
of which performs a specific mathematical operation and 
usually corresponds to a specific part of the physical system. 
In programming an analog device a diagram is prepared 
indicating the components required and their interconnection. 
This block diagram method makes analog programming relatively 
simple and straightforward. The individual computer components 
are then physically connected to form an analog of the problem. 
The most widely used analog device is the electronic 
differential analyzer or analog computer which, while being 
a convenient computational device, has several limitations, 
especially for large problems. Large analog computers are 
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not as readily available as large digital computers. Also, 
there is a limit to the accuracy obtainable with analog 
computers and accuracy decreases as the problem size is 
increased, especially as the number of multiplications, 
divisions, and non-linear functions required becomes large. 
Except for analog computers equipped with special 
storage devices, pure transport delay is difficult to achieve 
without distortion. Also, since the allowable voltage range 
of the electronic components is limited, scaling is required 
with all analog computers. 
A second type of analog device is the digital differ­
ential analyzer which carries out the mathematical operations 
digitally rather than continuously. These machines are more 
accurate than analog computers but they are slower and more 
expensive. Their advantage over general purpose digital 
computers is that they use the analog programming method. 
This project has resulted in a system for programming 
a general purpose digital computer (specifically the I.B.M. 
7074) in a manner similar to the method of programming analog 
devices. In using this system the programer need only be 
concerned with the relationship between inputs and outputs 
of basic computer components. He need not be concerned with 
the digital computer programming necessary to accomplish the 
mathematical operations which these components perform or 
the mechanics of interconnecting them. , The system eliminates 
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the above disadvantages of analog computers and is more 
convenient to use than a conventional digital differential 
analyzer. Because it combines some of the advantages of 
Digital and ANalog computers, the system has been named DIAN. 
Two versions of the system have been developed, one 
designed for use with an I.B.M. 7070 or 7074 computer 
restricted to a 10,000 word core storage (referred to as 
the 10K system), and one for use on the same type of machine 
but with a 20,000 word core (referred to as the 20K system). 
Both require two work tapes in addition to the input and 
output tapes. 
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II. PREVIOUS WORK 
The term "differential analyzer" was originally applied 
to devices used primarily for solving differential equations. 
The first scientifically useful differential analyzer was 
designed by Bush and Caldwell (1) and was widely used during 
World War II. Its major components were eighteen ball and 
disk mechanical integrators. The first accurate, completely 
electronic differential analyzer became available commercial­
ly in 1947 (2). Since that time many refinements have been 
made in devices of this type which have come to be called 
analog computers since the components may be connected to 
form an electrical analog of a physical system. While 
improvements have been made in accuracy of analog computers, 
the limit of accuracy obtainable at present is about 0.01 
per cent and accuracy decreases as the number of analog 
computer components required in the problem increases. 
The desire for greater accuracy and larger capacity 
than was possible with analog computers, along with a desire 
to retain the advantages of their component structure and 
ease of programming, led to the development of the digital 
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differential analyzer (DDA). This machine performs much the 
same function as an analog computer but the mathematical 
operations are carried out digitally rather than continuously 
(3)# The first practical DDA became available in 1950 (4). 
While these machines were capable of greater accuracy and 
had dbnsiilepâbiy fioire capacity than most analog computers, 
they Were considerably slower since the components were 
processed serially rather than simultaneously. In the early 
1950*8 a great deal of work was expended on development of 
the DDA and many modela became available commercially. The 
published literature oti. digital differential analyzers 
through 1956 has been collected and an extensive treatise 
published by Forbes (5). 
Rapid advances in digital computers and in scientific 
programming languages (software) such as Fortran resulted 
in a lapse of general interest in the DDA from about 1956 
until quite recently, although several important advances 
were made in DDA technology during this time. In 1958 a new 
type of DDA was announced in which all of the integrators 
coexisted physically rather than all components using one 
arithmetic unit (6, 7)» A further development of a com­
mercially available unit of this type was announced in 1962 
(8). At present, high speed digital differential analyzers 
exist with digital computer accuracy although they are not 
widely used because of the Investment required for such a 
special purpose machine. 
In parallel with development of DDA's consisting of 
separate special purpose machines have been attempts to 
combine the advantages of DDA*s and analog computers with 
those of general purpose digital computers. One such 
approach has been the development of hybrid computers in 
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which integration is performed continuously by electronic 
components while arithmetic and logic operations are performed 
digitally (9, 10, 11, 12). These systems are formed by 
physical connection of two different types of computers. 
Another, more recent approach has been in the develop­
ment of computer components in which digital and electronic 
methods are combined, the most significant part of the vari­
ables being represented digitally and the least significant 
part by an analog voltage (13, 14). No practical machine 
using this technique is yet available commercially. 
A third approach to combining the advantages of analog 
computers and DDA*s with the advantages of general purpose 
digital computers has been the development of hybrid program­
ming systems in which analog or DDA components are simulated 
on a general purpose digital computer. This might be con­
sidered as software hybridization as opposed to the hardware 
hybridization approach described above. The advantage of 
systems of this type is that only one computer is required. 
With a well designed system of this type all of the advantages 
of serial digital differential analyzers could be obtained 
using only a general purpose digital computer without the 
additional investment for a special purpose DDA, 
The basic digital computer routines required to simulate 
DDA components on a general purpose digital computer were 
developed by Selfridge (15)• Several workable systems have 
been developed for utilizing these techniques. Lesh and 
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Curl (16, 17, 18) developed an Interpretive system (DEPI) 
for the Datatron 204 computer which simulated the components 
of an analog computer. Slayton (19) developed a system 
(DIDAS) for the I.B.M. 704 which simulated the component 
structure of a DDA. Both systems used more accurate numeri­
cal integration procedures than the simple rectangular inte­
gration method of the conventional DDA (20). A fourth order 
Bunge-Kutta method (21) was used with DEPI, while DIDAS 
employed a forward integration technique based on the 
formulas of Adam's method (22). 
Recently, two more systems of this type have been 
developed. Both the system developed by Hurley and Skiles 
(23) (DYSAC) for the CDC 1604 computer, and the one developed 
by Gaskill et al. (24) (DAS) for the I.B.M. 7090, are related 
to DEPI in that they simulate analog computer components. 
Compiling methods are used with DAS while DYSAC is a semi-
interpretive system. Both require special input languages. 
As with DEPI, DYSAC uses a fourth order Runge-Kutta integra­
tion method, while DAS uses a relatively inefficient rec­
tangular integration technique. 
While all of the above systems are programmed in terms 
of individual computer components, they differ in the types 
of components available, in the methods by which the component 
interconnections are coded and used as input to the digital 
programs, and in the efficiency with which this coding is 
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utilized by the digital program in executing the problem 
solution. 
A system developed by Stein et al. (25, 26, 27) uses a 
somewhat different approach. It is programmed in terms of 
analog components as in the above systems but the input 
coding is used as input to a compiler which generates dif­
ferential equations describing the system which are then 
solved by conventional digital methods. It utilizes the 
Fortran compiler as an intermediate in producing the object 
program. The types of problems which it can handle are more 
restricted than for the systems described above. 
Ordinarily, the opposite of the operation which this 
system performs is what is desired. That is, the differ­
ential equations for the system are known while the analog 
components required and their interconnection are desired. 
Green et al. (28) describe a digital computer program which 
produces an analog computer program from the known differ­
ential equations. Palevsky and Howell (29) describe a 
generalized differential equation solving digital computer 
program by means of which the set of differential equations 
may be solved quite easily on a digital computer. 
However, these latter methods have eliminated two of 
the major advantages of analog devices, i.e., the correspond­
ence between parts of the physical system and parts of the 
coding diagram and the ability to add or remove easily a 
portion of the components to determine their effect on the < 
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problem solution. These are the advantages of analog 
programming methods which are retained by the programming 
system developed in this work. 
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III. THE PROGRAMMING SYSTEM 
A. Introduction 
A system has been developed which makes it possible to 
program the I.B.M. ?0?4 in a manner very similar to analog 
computer programming methods. Advantages of analog computers 
and digital differential analyzers are combined with the 
advantages of a general purpose digital computer to yield 
I 
a program which employs, as input, standard data cards pre­
pared from a diagram analogous to an analog computer diagram. 
The capacity is much larger than that of most analog com­
puters and the problem of scaling is eliminated. It may be 
used for more general boundary value problems than the initial 
value problems ordinarily solved on analog computers. Also, 
it is better suited for non-linear problems and control 
problems involving transport delay. 
While the system may be considered to be essentially 
, a simulation of a digital differential analyzer it possesses 
several important advantages over the conventional DDA. 
While it is related to the DDA and analog computer simulator 
systems described previously, the overall programming system 
is different from and superior to any of these systems. 
DIAN makes it possible for anyone who has access to a 
large digital computer to, in effect, also have access to 
the equivalent of a large analog computer. 
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The system is compatible with Fortran and may be used 
as a part of a larger Fortran program. When used by itself 
DIAN does not require compilation, since it is in basic 
machine language. 
B. Computer Components 
In its present form, DIAN contains eight basic compon­
ents. The method of representing them, the mathematical 
operations which they perform, and the relationships between 
inputs and outputs are shown in Figures 1, 2, 3, 4, and 5» 
As with an analog computer or conventional DDA the most 
important component of DIAN is the integrator which is shown 
schematically in Figure 1. There are two types of inputs 
to the integrators, a single primary input and the secondary 
inputs of which there may be from one to three. 
If the integrator were analogous to an analog computer 
integrator, the primary input would always be the differential 
of the independent variable. (This is the case with DYSAC, 
DAS, and DEPI.) However, the primary input to an integrator 
of DIAN may be the differential of any function of the inde­
pendent and dependent variables. This provides an advantage 
over analog computers since it makes it possible to generate 
many non-linear functions by the use of combinations of the 
basic components. In this respect DIAN more closely resembles 
a DDA than an analog computer (30). 
Y = /(dy, + dy2+dy3) +Y, o stored in integrator 
(primary input) dt 
f dy, (secondary inputs)\ dy2 
dy3 
• dz = Ydt 
Figure 1. Integrator diagram 
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U0 v0 
^ d(uv) 
dv = dv, +' dv2 4-dv3 
FUNCTION MULTIPLIER 
Figure 2. Diagram of a function multiplier 
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•dy = d(y,+y2 + 
SUMMER 
dy a dy 
CONSTANT MULTIPLIER 
dy d lyl 
ABSOLUTE VALUE GENERATOR 
Figure 3. Diagrams of summer, constant multiplier, 
and absolute value generator 
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dx 
Wo 
1 i * 
5 
T 
dy 
RELAY 
dx YLs YsYy 
0 ALL OTHER Y 
(dy), td » N INCREMENTS • (dy)t-td 
TRANSPORT DELAY GENERATOR 
Figure 4. Diagram of relay and transport delay 
generator 
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EMPIRICAL FUNCTION GENERATOR 
dy 
•c 
i 
1029 
M POINTS 
T 
*»dF(y) 
TABULATED DATA 
Figure 5. Empirical function generator diagram 
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Function multipliers, shown in Figure 2, are used to 
generate the differential of the product of two functions. 
As with the integrators, one of the functions may consist of 
the sum of several other functions. The operation of multi­
plication could be accomplished by the use of two of the DDA 
type integrators. However, if one considers the finite dif­
ference approximation, 
"n + 1 = un • (AO'n 
vn * 1 - vn + <av>n 
(UV)„ + 1 = (UV)„ + UnUV)n + Vn(MJ)n t (OTAV)n, 
the last term would be lost if integrators were used. The 
function multipliers are designed to include this term. 
Three types of arithmetic components, the summer, constant 
multiplier, and absolute value generator, each of which re­
quires only one type of input, are shown in Figure 3. Con­
stant multipliers are analogous to analog computer poten­
tiometers but the constant is not restricted to values less 
than one. 
Transport delay generators, illustrated in Figure 4, 
allow an exact representation of time lag due to material 
transport. This feature can be very useful in control 
problems and is another advantage which the system has over 
analog computers since it is difficult to obtain satisfactory 
transport delay without distortion on an analog computer (31). 
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The relay, shown in Figure 4, may be used for branching 
during the problem solution by adding or dropping functions, 
depending on the value of a control variable. 
Empirical function generators, which are represented 
schematically as shown in Figure 5» permit functional rela­
tionships to be defined empirically in terms of discrete data 
points. 
The normal relationships between inputs and outputs of 
the components are as shown in these figures. However, the 
sign of the output of any component may be reversed if 
desired. This is indicated on the diagram by replacing the 
plus sign by a minus sign. 
In addition to the above components, each problem requires 
one or more independent variable generators which supply 
initial and final values of the independent variable, the 
increment of the independent variable used in the numerical 
integration procedure, and the number of these increments 
per output interval. By the use of several independent 
variable generators the integration increment size or the 
output frequency may be changed at any predetermined point 
in the computation. These components have no input and 
their output is the differential of the independent variable. 
C. Problem Preparation 
For each problem, a computer diagram showing the com­
ponents required and their interconnection is prepared in 
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much the same way as for an analog computer. 
For example, to solve an order ordinary differential 
equation, first solve for the highest order derivative, then 
multiply by the differential of the independent variable. 
That is, an equation in the form 
I f  • 0  
is rearranged to the form 
dutip = G(t,y, $ at 
at at at""1 
Next, assume the differential on the left is available 
as a secondary input to an integrator which uses dt as the 
primary input. The output of this integrator, d(- 1), may 
dtn 
be used as a secondary input to another integrator with a 
,n-3„ 
primary input of dt to produce d(2—_Z). Continuing in se-
dtn"3 
quence all the derivatives will be generated. The output of 
the last integrator will be ydt. The term tdt is generated 
by using dt as both the primary and the secondary input to 
an integrator. When all terms of the function Gdt have been 
generated by properly combining the various derivatives, they 
are combined to form dfdn"^y) which is the input for the first 
, . . dt11"1 
integrator. 
If special functions are required they may be generated 
from combinations of basic components. Examples of the method 
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are shown in Figures 6 and 7. Many different non-linear 
functions of the independent and dependent variables may be 
generated in this manner. 1 
In preparing the flow diagram the integrator inputs 
need not be scaled since the digital computer uses floating 
point arithmetic. 
During preparation of the diagram each component is 
assigned a serial number from 1 to 1400 (500 with the 10K 
system). Integrators must have serial numbers between 1 and 
1000 (350 with the 10K system), and function multipliers and 
empirical function generators must have serial numbers between 
1001 and 1400 (351 and 500 with the 10K system). Independent 
variable generators must have a serial number of 0, regard­
less of how many of them are used for the problem. The total 
number of components possible is 1400 (500 with the 10K 
system). The number of empirical function generators plus 
transport delay generators is limited to 15 (10 with the 10K 
system). 
Figures 8 and 9 illustrate a computer diagram for the 
solution of two simultaneous non-linear differential equations. 
Generation of the non-linear differential function Ce~E/RTdt 
is illustrated by Figure 8. In Figure 9 this non-linear 
expression is incorporated into the complete diagram for 
solving the equations: 
dC = a-jdt - bxCdt - K1Ce"*E/'RTdt 
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e x o  
EXPONENTIAL FUNCTION 
I 
7 dx = d(ln X) 
LOGARITHMIC AND RECIPROCAL FUNCTIONS 
FROM ABOVE 
DIAGRAM 
VARIABLE TO A POWER fl 
Figure 6. Generation of non-linear functions 
COS x0 
SINX dx 
dx (COS X)dx 
-(SINX)dx = d(ÇOS X) 
d(SIN X) 
SINE - COSINE GENERATOR 
M 
M 
TAN X 
2TANXd(TAN X) (SEC X)dx=d(TAN X) TAN X(d TAN X) 
TANGENT GENERATOR 
Figure 7. Generation of trigonometric functions 
\ 
dT 
T'o 
d(T) 
-E. 
IOOI 
dC 
Figure 8. Generation of the function Ce"E/RTdt 
dt-t@ » 
M 
or 
dT • o2dt- b2T dt + K2Ce dt 
DT 
dC* a,dt- b,Cdt- K,Ce dt 
Figure 9. Diagram for solution of two non-linear differential equations 
25 
ana 
dT = a2dt - bgTdt + K2Ce"E/fRTdt 
D. Input Coding 
1. Component cards 
For input to the digital computer each of the components 
is represented by one data card containing (a) the component 
serial number, (b) a code number identifying the type of 
component, (c) primary and secondary input specifications 
consisting of the serial numbers of other components whose 
output form the input to the component, plus (d) additional 
information such as initial values for integrators, constants 
for constant multipliers, delay times for transport delay 
generators, etc. 
The detailed coding of the input cards for the various 
types of components are shown in Figures 10-17. Integrator 
cards contain the component number, identification code, 
initial value, one primary input, and three secondary inputs 
and are read by the digital computer according to the Fortran 
statement - FORMAT (215, E15.7» 415). 
Function multipliers use a similar format except that 
they require two initial values for Uo and Vo in that order, 
where U is the primary input variable and V is the sum of the 
secondary input variables. They are read according to the 
INITIAL 
VALUE 
5.0000000E-03 
I I INPUT CARD FOR 
AN INTEGRATOR 
2 2 2 2 2 2 2 2 2 2 2 2 2 2  2 2 2 2 2 2 2 2 2  
3131111 3333333)3 1 3 8 3 1 3 3  
5 9 815 S 5 s s s s s s s  5 5 5 5 5 5 5 5 5  
7777177 1 7 7 7 7 7 7 7 7  
Figure 10. Input card for. an integrator 
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Format ststsssnt - P0B.1AT (215, 2515,7, 4%5). 
Input cards for constant multipliers contain the com­
ponent number, identification code, the constant, and one 
primary input. For this component the computer uses the 
Format statement - FORMAT (215, E15.7, 15). 
Input cards for summers contain component and identifi­
cation numbers plus four secondary inputs and are read in 
the form - FORMAT (615). 
Cards for absolute value generators contain only the 
component and identification numbers plus one primary input 
and are read in the form - FORMAT (315). 
Transport delay generator cards require component and 
identification numbers, the number of independent variable 
increments in the delay time, and one primary input. They 
use the statement - FORMAT (415)• Up to fifteen transport 
delay generators may be used for a single problem and the 
length of the time delay may be up to 100 increments of the 
independent variable. The increment size may not be changed 
during the solution of problems involving transport delay 
generators. 
Input cards for relays contain component and identifi­
cation numbers, the initial value of the control variable, 
lower and upper limits on the range of the control variable, 
plus one primary and one secondary input specification in 
that order. The secondary input variable is the control 
variable (for example, dy in Figure 4). These cards are read 
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by the computer according to the fortran statemant - FORMAT 
(215, 3E15.7, 215). 
Cards for empirical function generators contain the 
component number and identification code, the initial value 
of the input variable, the number of data points to be used 
with the component, the letters P or L to specify linear 
or parabolic interpolation between points, and one secondary 
input. These cards are read in the form - FORMAT (215, E15.7, 
15, A5, 15). Each empirical function generator card is 
followed by cards containing the data points in order of 
increasing value of the input variable, each data point 
consisting of two numbers, a value of the input variable and 
a corresponding value of the output variable, according to 
the specification - FORMAT (4E15.7). 
The identification codes for the various types of com­
ponents are integers one through eight as listed in Table 1. 
Table 1. Component identification codes 
COMPONENT CODE 
Integrator 1 
Constant Multiplier 2 
Summer 3 
Relay 4 
Function Multiplier 5 
Absolute Value Generator 6 
Transport Delay Generator 7 
Empirical Function Generator 8 
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In specifying inputs for components, primary inputs are 
always positive and secondary inputs are negative except in 
the following case. Components which may have more than one 
secondary input require dummy secondary inputs if less than 
the maximum number are used. Positive zeros may be used 
for this purpose and they will be ignored by the DIAN system. 
For example, in Figure 10, the integrator which this card 
represents required only one secondary input and, consequently, 
the input card must contain two dummy inputs. 
The independent variable generator is a special type of 
component which has no input and whose output is the differ­
ential of the independent variable. Coding cards for these 
components contain a zero in the first field as an identifi­
cation code and component number. Initial and final values 
I 
of the independent variable (the integration limits) and the 
independent variable increment are specified by the next three 
numbers. The last number specifies the frequency with which 
output is produced by the program by specifying the number 
of independent variable increments in each output interval. 
Independent variable generator cards are prepared to fit the 
format statement - FORMAT (15, 3E15.7, 15). Up to thirty of 
these components may be used with a single problem in order 
to change increment size or output frequency during the 
computation. This corresponds to breaking up an integral 
into several parts. 
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2. Output specifications 
Output for a problem is specified by listing the serial 
numbers of the integrators which hold the integrated values 
of the desired output variables and by supplying a format 
for printing the output line. At any time during the computa 
tion, a particular integrator holds the current value of its 
secondary input variable. The independent variable is always 
an output variable and need not be specified. A maximum of 
forty-seven other output variables may be specified on one 
to eight input cards, each of which contains six integrator 
numbers and which are read according to a FORMAT (615). 
These output variables are printed in the order in 
which they are listed on the cards (except that the indepen­
dent variable is always the first variable printed) according 
to a Fortran "FORMAT" statement supplied as input with the 
problem. The output format card contains a seventy character 
Fortran "FORMAT" statement excluding the word "FORMAT". 
That is, a left parenthesis is placed in column one and a 
right parenthesis in column seventy. Any blanks in the 
statement are ignored so the statement need not completely 
fill the remaining sixty-eight columns. 
3. The complete input deck 
Since several problems may be run sequentially in a 
multifile run, the first input card is a control card 
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containing the number of problème in the run in column* one 
through five. This number is right justified in the number 
field. This is followed by the individual coding decks for 
each problem. 
The first card of a problem input deck is a title card 
containing a problem title of up to seventy characters which 
is reproduced on the first page of output. A "B" as the 
first character of this title designates a boundary value 
problem (see the following section). Any other character 
may be used in position one of this card for initial value 
problems. The second card is a control card which supplies 
information needed to properly read the following cards. 
It contains the total numbers of the various types of com­
ponents , the number of independent variable generators, and 
the number of output variables (excluding the independent 
variable), in the order : integrators, constant multipliers, 
summers, relays, function multipliers, absolute value gener­
ators, transport delay generators, empirical function gener­
ators, independent variable generators, and output variables. 
This card is read according to a FOEMAT (1015) statement. 
Following these two cards are the input cards for all 
of the components. They are grouped according to component 
type. That is, all of the integrators are grouped together, 
then all of the constant multipliers, etc., in the order of 
the identification codes as listed in Table 1. Data cards 
for empirical function generators are placed immediately 
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following the card for the component with which they are 
used. 
Cards for independent variable generators are included 
next, followed by the output variable specification cards and 
the output format card. 
If more than one problem is included in the run the next 
card is the title card for the next problem. 
This entire input deck is used as input data for the 
object programs compiled from the DIAN source programs. 
E. Application of the System to Boundary Value Problems 
I 
DIAN contains provisions for a subroutine which can be 
used to extend its applicability to more general types of 
boundary value problems requiring an interpolation procedure 
and iterative solution. For such problems a final rather 
than initial value of one of the variables is known. An 
additional input card is required to provide data necessary 
to carry out the iterative solution. 
Since the particular components whose initial values 
are changed after each iteration depend on the nature of the 
problem it is not possible to write a single subroutine which 
would be applicable to all boundary value problems. There­
fore, programming of boundary value problems requires rewriting 
and recompilation of the Fortran subroutine. A sample sub­
routine for a particular boundary value problem is included 
as a part of the library system. 
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In. order to avoid recompilâtioa of the main program for 
each boundary value problem the main program uses a sub­
routine called "INTER?" for every problem. When the system 
is being used for initial value problems a dummy subroutine 
is used which, if written in Fortran, would consist of the 
three statements: 
SUBROUTINE INTER? 
RETURN 
END 
The object deck for this dummy subroutine consists of a 
title card, one condensed card, and one execute card which 
can be prepared from examples in a Fortran reference manual 
without actually compiling the three statements. 
For a boundary value problem this dummy subroutine should 
be replaced by the actual interpolation subroutine for that 
problem. The total core storage—area which may be used for 
this subroutine is limited to 1100 words (600 with the 10K 
system). 
F. Error Messages 
Certain error conditions will cause the problem to be 
terminated automatically and a message typed on the console 
log sheet. 
• l 
After each floating point arithmetic operation a check 
is made to determine whether the operation has resulted in 
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an attempt to generate a number larger than 10-~L. If so, an 
error condition results and the message "Floating Overflow" 
is typed. This may result from an error in the input coding 
or from instability of the integration procedure caused by 
the use of too large an increment size. 
I 
When empirical function generators are used an error 
condition results if the value of the input variable is out­
side the range of the tabulated data. The message "Variable 
Exceeds Range of Table" will be typed. This may also result 
from integration instability. 
If a read or write operation on one of the two work 
tapes results in ten consecutive error conditions', the 
message "Ten Tape Errors" will be typed. 
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I V ,  THE SOURCE PROGRAMS 
A. Program Logic 
There are three parts of the source program for the DIAN 
system. Input and output is handled by a program written in 
Fortran which serves as the control program. It contains two 
subprograms, one written in Fortran which is used in conjunc­
tion with boundary value problems and one written in Autocoder 
which actually performs the computations and comprises the 
main part of the system. These programs need be compiled 
only once to produce an object deck in machine language which 
uses the input decks described previously. 
When the input coding cards are read by the input portion 
of the program, the numbers are stored sequentially in "Common" 
storage. An initialization procedure in the subroutine con­
verts this block of storage into a sequence of machine 
language instructions which, in effect, establishes the 
component interconnections and provides linkages with closed 
subroutines which perform the mathematical operations. This 
initialization requires about forty microseconds per component 
and is executed only once for each problem. 
The computational subroutines are entered by means of a 
block of branch points arranged as shown in Table 2. Each 
component has two entrance points, one for a normal computa­
tion and another when a reversal of the sign of the output 
is desired. For example, instruction number 8 in Table 2 
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Table 2. Entrance to computational subroutines 
Instruction number Autocoder instruction 
1 B EFGM 
2 B DELAYM 
3 B ABSM 
4 B MULM 
5 B DSN M 
6 B ADDM 
7 B C0NM 
8 B INTM 
9 AA B BRANCH-1 
10 B INTP 
11 B C0NP 
12 B ADDP 
13 B DSN? 
14 B MULP 
15 B ABSP 
16 B DELAY? 
17 B EFGP 
would result in a branch to the integrator subroutine in 
such a way as to cause a reversal of the sign of the output 
of the component. Instruction 10 would cause a branch to the 
same subroutine for a normal computation. Note the symmetri­
cal arrangement of the branch points about instruction number 
The initialization routine uses two constants in its 
computations. They are: 
XZACOMD +4600210000 
and 
BLXC0MD +0200240000 
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The first operation performed by the initialization routine 
consists of determining the core storage address of instruc­
tion AA (instruction 9 in Table 2) and replacing the last 
four digits of BLXCOMD by this address. It then proceeds 
through the block of input data and adds XZACOMD to the 
contents of the first data word for each component and 
BLXCOMD to the second word. For each component, the first 
data word contained the component serial number and the 
second contained the component identification code. When 
the above constants are added to these words the result is 
that the first word of a data block for a component becomes 
a machine language instruction to load index number 21 with 
the component serial number and the second word becomes an 
instruction to load index number 24 with its address and 
branch to one of the instructions of Table 2, depending on 
the value of the identification code. 
For example, an identification code of 1 would cause a 
branch to the address AA+1 (instruction 10 of Table 2) while 
a minus 1 would cause a branch to AA-1 (instruction 8 of 
Table 2). 
The initialization routine also replaces the contents 
of the two core storage locations immediately following the 
end of the input data block by XZACOMD and BLXCOMD. When 
control is transferred to these instructions they cause index 
21 to be loaded with a zero and control to branch to AA 
(instruction 9 of Table 2). This causes a branch to a logic 
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area of the DDA subprogram rather thaa to a computational 
subroutine. 
A major difference between analog computers and conven­
tional digital differential analyzers or DDA simulators such 
as DIAN is that all mathematical operations are performed 
simultaneously on an analog computer (parallel operation) 
whereas the digital method requires that the components be 
serviced serially. 
In performing the computations using DIAN the digital 
computer works sequentially through the coding block assembled 
from the input data. For each component in the sequence the 
first instruction causes a working index to be loaded with 
the component serial number. The second instruction causes 
a branch to the appropriate closed subroutine. The remaining , 
storage words for that component are values of indices to be 
used by the subroutine in determining the locations in the 
working storage blocks from which to obtain the necessary 
data for carrying out the mathematical operation. After the 
computation required to update the component has been com­
pleted, the results are stored in the appropriate registers 
and control is transferred to the instructions for the next 
component in the sequence. 
After all of the components have been updated a check 
is made to determine whether the integration limit or an 
output point has been reached. If not, the independent 
variable is incremented and the servicing procedure repeated. 
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Five "blocks of working storage, each containing one 
storage word for each component, are used in carrying out 
the computations. The five storage words associated with 
each component contain the necessary data to describe the 
status of the component at any time during the computation 
and to carry out the mathematical operation assigned to the 
component. These five registers are a Y register which 
contains the current integrated value of the input variable, 
an R register used in double precision accumulation of the 
inputs to a component, a DZ register which contains the out­
put of the component, and YNM1 and YNM2 registers which hold 
the previous two values of Y for use with the numerical 
integration formulas. Individual components are distinguished 
by an indexing system which specifies the locations within 
the storage blocks of the words associated with the component. 
The value of the index used for this purpose is the serial 
number assigned to each component during coding. 
B. The Integration Method 
The numerical integration procedure used by DIAN con­
sists of the following forward integration formulas: 
i« 7i = y0 + (AX)(y6) 
2. y2 = yx + (ax)(3^ - ?r) 
3- y„+i - yn + (Axj(_^ a . |y,_1 + ^ yÂ_2> 
t 
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These formulas say be âsrlvsà by integrating Henton5s 
backward Interpolation formula and truncating before the 
first, second, and third differences respectively (32). 
- Equation 3 is analogous to the Gregory-Newton formula in 
terms of forward differences (33). Similarly, Equation 2 
is analogous to the trapezoidal rule, and Equation 1 is 
Euler's formula. The first two equations are only used for 
the first two increments in starting the integration proce­
dure. To compensate for the resulting reduced accuracy, 
the integration increment size is automatically reduced 
temporarily at the beginning of the problem and after a 
change has been made in the increment size during the compu­
tation. 
In an attempt to avoid this somewhat inefficient start­
ing procedure, a version of the system using a fourth order 
Hunge-Kutta integration method was developed. However, it 
was found that this technique was no more accurate than the 
above method for equal increment sizes while it required more 
computing time and considerably more working storage area. 
These disadvantages outweighed the ease of changing increment 
size with the Hunge-Kutta procedure so the method described 
above was retained. Actually, unless increment sizes are 
changed very often, the inefficiency of the starting proce­
dure does not significantly affect the total computer time 
required for solving a problem since a large percentage of 
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the computer tiûîe iz ussd in Input-output operations involving 
magnetic tape units. 
C. Flow Charts 
The operation of the three main sections of DIAN are 
represented in the following flow charts. Figure 18 repre­
sents the Fortran program which processes input and output 
for the system. The Autocoder subprogram (DDA) is represented 
in four parts in Figures 19-22. Figure 23 is a flow chart 
for the Fortran subprogram INTER? which is used with boundary 
value problems. The last three flow charts, Figures 24-26 
represent three of the closed subroutines which are included 
within the DDA subprogram for carrying out the mathematical 
operations. These flow charts are for the subroutines used 
by integrators, transport delay generators, and empirical 
function generators. Since the subroutines for the other 
components are relatively simple, flow charts are not given 
for them. 
Each of the flow charts is described in detail in the 
following pages.1 Complete listings for source programs 
are given in the Appendix. 
1. Flow chart A. Figure 18: Fortran main program 
Block Ali Problem is initialized, control variables read 
in, and problem title transferred to output. 
Block A2: All component cards are read in and stored in 
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Figure 18. Flow chart for Fortran main program 
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Figure 21. Plow chart for integration step control portion of DDA subprogram 
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Figure 22. Flow chart for end portion of DDA 
subprogram 
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Figure 24. Flow chart for integrator subroutine 
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subroutine 
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Block A3: 
Block A4: 
Block A5Ï 
Block A6: 
Block A?: 
Block A8: 
Block A9s 
Block ALO: 
Block All: 
Block A12: 
COMMON storage area designated "CODE". Data for 
empirical function generators are read into 
proper storage area. All independent variable 
generator data are read in and stored. 
Locations of desired output variables, and output 
format are read in. 
The first independent variable generator is moved 
into the working area. 
Control is transferred to the DDA subprogram, 
which carries out the computations. 
Control may be returned to the main program for 
several reasons shown in subsequent blocks. In 
block A6 a check is made to see if an output 
point has been reached., 
Output variables are written out and control 
transferred back to the DDA subprogram. 
A check is made to see whether control was returned 
to the main program because of an error condition. 
If a boundary value problem is being solved, 
control is transferred to the INTERP subprogram; 
otherwise this block is skipped. 
A check is made to see if the integration limits 
are to be extended. 
A new independent variable generator is moved 
into the working area. 
If another iteration is required for a boundary 
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value problem, the problem is re-started with 
the first independent variable generator. 
Block A13: A check is made to see if the boundary value 
problem work tape must be processed. 
Block A14: During each iteration the output for a boundary 
value problem is stored on a work tape'. If a 
new iteration is required, the tape will be re­
wound by the INTERP subprogram and the incorrect 
data discarded. After the boundary condition 
has been matched or when an error condition 
occurs this work tape is processed by the main 
program to produce the desired output. 
Block A15: If this is a multi-file run then the next problem 
is started ; otherwise the computations are 
finished. 
2. Flow chart BA, Figure 19: DDA subprogram 
Block BA1: When control is transferred to this subprogram 
it must determine the current status of the problem 
solution. The first check is to determine whether 
this is merely a return after writing an output 
point. 
Block BA2: After an output data point has been written, 
control is returned to the block which originally 
transferred control to the output routine. 
(BC3 or BD3) 
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block JBÂJ: 
Block BA4: 
Block BA5: 
Block BA6: 
Block BA7-
BA8: 
Block BA9: 
Block BA10-
BAll s 
Block BA12; 
A check is made to determine if this is the 
first independent variable generator for the 
problem. 
If this is not the beginning of the problem, 
then a check is made to see if the integration 
increment has been changed. 
If the first independent variable generator is 
being used, then a check is made for a new 
problem or a new iteration for a boundary value 
problem. 
A new problem is initialized. 
For a new boundary value problem, parts of the 
subprogram involving magnetic tape procedures 
must be initialized. 
"SETCOMP" subroutine uses the information con­
tained on the component input cards to compile 
the block of instructions comprising the sub­
routine "CODE" which establishes linkages with 
the computational subroutines and, in effect, 
establishes component interconnections. 
For the first problem of a run the core storage 
areas will already be zeroed but for subsequent 
problems in a multifile run some areas must be 
reset to zero between problems. 
Output points are determined by the step size 
and the number of steps in each output interval. 
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This information is obtained from the current 
independent variable generator and is reset 
before computations are started under control 
of subroutine "CODE" in block BB1. 
3- Flow chart BB, Figure 20: DDA subprogram 
Block BB1: "CODE" is a subroutine compiled by an initializa­
tion routine for each problem. It consists of 
a block of machine-language instructions and 
data representing each of the components. The 
first instruction loads an index register with 
the serial number of the component and the second 
instruction causes a branch to the appropriate 
computational subroutine. The index containing 
the component serial number is used by the sub­
routine in determining the locations within the 
working storage areas of the five working regis­
ters associated with the component. The remain-
i 
ing words in the coding block contain the informa­
tion required by the subroutine to carry out 
the computations. The last instruction of "CODE" 
causes a return to "BRANCH" after all com­
ponents have been updated. 
Block BB2: "BRANCH" is a branch point which causes control 
to be transferred to the appropriate routine, 
depending upon the status of the computations. 
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çiock Bb3î 
Block BB4; 
Block BB5: 
Block BB6: 
Block BB?: 
The first pass through "CODE" initializes all of 
the components. 
The first starting step in the integration proce­
dure uses a reduced increment size and uses the 
first starting formula. 
On the second step the second integration formula 
is used. 
The first two integration steps are completed 
using the reduced increment size and the full 
integration formula. 
Subsequent integration steps are made using the 
full increment size. 
4. Flow chart BC, Figure 21; DDA subprogram 
Block BCl: To compensate for the reduced accuracy of the 
starting integration formulas the increment 
size is reduced to 1/50 of the full step size 
specified by the independent variable generator. 
Block BC2: After one hundred of the reduced steps have been 
taken, the full integration formula is used with 
the full step size. The initial values of the 
integrators must be stored on a work tape to be 
used later as the points YNM2 for the full size 
steps. 
Block BC3: The initial values of the output variables are 
written out. 
I 
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Block BC4î Foi the first reduced size integration step the 
first starting formula is used. 
Block BC5: The independent variable is incremented before 
control is returned to "CODE" for the next step. 
Block BC6: For the second starting step in the integration 
i 
the second starting formula is used. 
Block BC?: After the second starting step the full integra­
tion formula using the two past points is used 
with reduced size increments. 
Block BC8: The program branches, depending upon whether the 
starting procedure is currently in the first or 
second fifty steps of the integration with the 
reduced increments. 
Block BC9- After fifty of the reduced increments have been 
BCIO: 
taken the integrated values held in the Y regis­
ter of the integrators are stored on a work 
tape to be used later as the points YNM1 for 
each integrate* with the full step size for the 
integration increments. ' 
Block BC11- After one hundred reduced increments have been 
BC12:. 
completed, the increment size is reset to the 
full value specified by the independent variable 
generator. 
Block BC13: The full integration formula requires two previous 
points, YNM1 and YNM2. These points were stored 
on a work tape for each integrator as the 
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initial values and as the integrated values of 
the output variables after fifty reduced incre­
ment steps. They are now read from the work 
tape into the YNM1 and YNM2 registers of the 
integrators to be used in the integration 
formulas for the full increment size. 
5. Flow chart BD, Figure 22: DDA subprogram 
Block BDl: 
Block BD2: 
Block BD]: 
Block BD4: 
Block BD5: 
Block BD6: 
After each integration step a check is made to 
determine whether an output point has been 
reached. 
If an output point has not been reached, the 
independent variable generator is incremented 
and control is returned to "CODE" to continue 
the computations. 
At an output point control is transferred to the 
output routine. 
After output, control is returned to this block, 
which reloads the output departure count. 
After each output a check is made to see if the 
upper limit of integration specified by the IVG 
(independent variable generator) has been 
reached. 
Before control is transferred back to the Fortran 
program, the current and previous values of the 
control variable for a boundary value problem 
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are rncvsd into a COMMON storage area for use 
by the INTERP subprogram. 
Block BD?: The settings of electronic switches and the 
values of certain index words must be stored 
for use if control is transferred back to the 
DDA subprogram by the main Fortran program. 
Block BD8: Control is transferred back to the Fortran 
program to process an output point, to check for 
a new IVG, to reset for a new iteration, or to 
initialize and read input for a new problem. 
Block BD9: When an output point has been reached, this 
block moves the current values of the output 
i 
variables to the output storage area. 
Block BDIO: If a boundary value problem is not being solved 
the output point will be processed by the 
Fortran program and control returned directly 
to the output departure point. 
Block BDll: If a boundary value problem is being solved, the 
output point will be stored on a work tape for 
processing after the problem has been finished. 
Block BD12: Priority tape operations are used for writing 
the work tape and computations are continued 
during this output. At the completion of the 
tape operation, it is checked for validity after 
which computations are resumed at the point where 
they were interrupted. 
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u. Flow chart; u, figure 23: INraur subprogram 
Block CI: 
Block C2: 
Block C3: 
Block C4: 
Block C5: 
Block C6: 
Block C7: 
Block C8: 
Block C9: 
Block CIO: 
A check is made for a new problem. 
For a new problem, the input card with the 
control parameters is read in. 
A check is made to see if the desired boundary 
has been reached. 
If the boundary has not yet been reached, con­
trol is returned to the main program for a 
new IVG. 
If the boundary has been reached the work tape 
is rewound. 
The current value of the control variable is 
compared with the desired value. 
If the problem is finished control is returned 
to the main program to process the output from 
the work tape. 
If another iteration is required then a check 
is made to see if the iteration just finished 
was the first iteration. 
For the second iteration a second assumed 
initial value of the control- variable is used. 
For subsequent iterations the results of the 
i 
past two iterations are used to linearly inter­
polate for a new initial value for the control 
variable. 
I 
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Block Cil; Initial values of the components are reset where 
necessary. The statements required to do this 
depend upon the problem. This makes it neces­
sary to rewrite and recompile this subroutine 
for each boundary value problem (see Section 
V, Example problem 2). 
Block C12: The solution may not converge to the desired 
boundary value. Therefore, if, after a speci­
fied number of iterations, the desired value 
has not been reached the problem is discontinued 
and the output from the last iteration is 
processed. 
Block C13$ If another iteration is required, control is 
transferred back to the Fortran program to 
restart the problem with the new initial con­
ditions. 
7. Flow chart D, Figure 24: Subroutine for Integrators 
Block Dl: Two passes are made through each of the com­
ponents in updating them. A check is made here 
for the first or second pass. 
Block D2: For the first pass, a check is made for the 
initialization step. 
Block D3: In the initialization step the initial value for 
each integrator, which was specified on its input 
card, is stored as the current value of the 
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integrated variable. 
Block D4i During the first pass in updating an integrator 
the output of the integrator is computed from 
the current value of the integrated variable 
and the two proceeding values. 
Block D5î On the second pass the new value of the inte­
grated variable is obtained by summing the 
inputs for the component and adding this sum 
to the last integrated value. 
Block D6: In updating the components control is switched 
back and forth between the individual instruc-
1 tion blocks in "CODE" and the computation sub­
routines. After an integrator has been updated 
it transfers control to the first instruction 
of the next component block in "CODE". 
8. Flow chart E, Figure 25: Subroutine for transport delay 
generators 
Block El: 
Block E2: 
Block E3-
E4: 
Each transport delay generator uses a separate 
block of 100 storage words. The location of 
the proper storage area for this particular 
component is determined. 
A check is made for the first or second pass 
through the component. 
During the first pass the location of the output 
value within the storage block is determined 
from the delay time specified for the component, 
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l 
I 
and this value is moved to the output register 
of this delay generator. 
Block E5: On the second pass the input to the delay gener­
ator is stored in the location from which the 
output was moved during the first pass. This 
value will become the output after the number 
of time increments specified for the delay. 
Block E6: Control is returned to the first instruction 
of the next component in "CODE". 
9. Flow chart F, Figure 26: Subroutine for empirical 
function generators 
Block Flî A check is made for the first or second pass 
through the component. 
Block F2: Each EFG (empirical function generator) uses a 
specific block of 100 storage words. This 
routine locates the proper storage area. 
Block F3: Either linear or parabolic interpolation may 
be used between the data points. This routine 
obtains the point proceeding the desired value 
and two points following it from the table. 
Block F4: Linear or parabolic interpolation is used to 
determine the value of the output variable 
corresponding to the current value of the input 
variable. 
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Block F5s The previous value of the output variable is 
subtracted from the current value to obtain 
the output differential. 
Block F6î On the second pass the inputs to the component 
are summed and added to the previous value of 
the input variable to obtain its new value. 
Block F7i Control is returned to the next component 
instructions in "CODE". 
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V. EXAMPLE PROBLEMS 
A. Purpose 
Since the purpose of this project was to develop the 
programming system described in this dissertation as a general 
computational device rather than to apply it to a specific 
engineering problem, the detailed discussion of a specific 
large problem is not included in the dissertation. However, 
during the development of the system some relatively simple 
problems were used as test problems for checking the opera­
tion of the system whenever changes in, or additions to the 
system were made. Two such problems are presented here for 
the purpose of illustrating, in detail, the use of the 
system. 
B. Example 1. Initial Value Problem 
The two equations given on pages 20 and 25 represent 
mass and energy balances during the transient operation of a 
continuous stirred-tank chemical reactor in which a first 
order exothermic reaction is occurring, the heat of reaction 
being removed by cooling coils. The variables C and T 
represent concentration and temperature. The independent 
variable is time. The transient energy and mass balance 
equations for this problem have been derived by Amundson and 
Bilous (34) and the derivation will not be repeated here 
since the method of solution is of primary interest. 
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The system is shewn in Figure 27. An initial value 
problem based on this system consists of determining the 
temperature and concentration as a function of time, from 
start-up to steady-state, when the initial temperature and 
concentration are known. The computer diagram for this 
problem is shown in Figures 8 and 9. 
Figure 28 is the input listing for the problem. Only 
one independent variable generator is used specifying inte­
gration limits of 0 to 3000 seconds, and increment size of 
10 seconds, and output every 300 seconds (30 increments). 
Output variables are concentration and temperature, which 
are the input variables for integrators number 17 and 12. 
Figure 10 is the input card for integrator 17. The output 
for the problem is given in Figure 29. Solution of the 
problem required about 30 seconds of computer time. 
C. Example 2. Boundary Value Problem 
The stirred tank reactor problem of Example 1 may be used 
to illustrate the use of the DIAN system for solving boundary 
value problems. In this case suppose that one wishes to 
determine thé initial concentration which would produce a 
given steady-state concentration. Although the differential 
equations reduce to algebraic equations at steady-state, they 
cannot be solved explicitly for temperature and concentration 
since the equations are transcendental, 
INLET E 
d% t  =a,-b,C-K,CeR T  
_ _E_ 
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Figure 27. Transient operation of a stirred tank reactor 
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Figure 28. Input listing for example problem 1 
CONCENTRATION AND TEMPERATURE IN A STIRRED TANK REACTOR 
TIME = 0. OOOOOOOE 00 CONCENTRATION = 0. 5000000E-•02 TEMPERATURE = 0.3000000E 
TIME = 0. 3000000E 03 CONCENTRATION = 0. 4635067E-•02 TEMPERATURE = 0.3048973E 
TIME = 0. 6000000E 03 CONCENTRATION = 0. 4473963E-•02 TEMPERATURE = 0.3057898E 
TIME 
-
0. 9000000E 03 CONCENTRATION = 0. 4425432E-•02 TEMPERATURE = 0.3059524E 
TIME 
= 0. 1200000E 04 CONCENTRATION = 0. 4413106E--02 TEMPERATURE = 0.3059820E 
TIME = 0. 1500000E 04 CONCENTRATION = 0. •4410234E-• 02 TEMPERATURE = 0.3059874E 
TIME = 0. 1800000E 04 CONCENTRATION = 0. •4409597E-•02 TEMPERATURE = 0.3059884E 
TIME = 0. 2100000E 04 CONCENTRATION = 0, .4409461E--02 TEMPERATURE = 0.3059885E 
TIME = 0. 2400000E 04 CONCENTRATION = 0, •4409433E--02 TEMPERATURE = 0.3059886E 
TIME = 0. 2700000E 04 CONCENTRATION = 0, .4409427E--02 TEMPERATURE = 0.3059886E 
TIME = 0. 3000000E 04 CONCENTRATION = 0, .4409426E. -02 TEMPERATURE = 0.3059886E 
Figure 29. Output for example problem 1 
03 
03 
03 
03 
03 
03 
03 
03 
03 
03 
03 
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The problem can oe solved using the DIAN system by 
solving the differential equations as a boundary value 
problem. Figure 30 is the listing for the subprogram INTER? 
which is used in solving this problem. The input listing for 
the problem is shown in Figure 31. The input deck is very 
similar to that used for the initial value problem of Example 
1 except that several independent variable generators are 
used since it is necessary to check periodically to see 
whether steady-state has been reached. This is done by the 
INTER? subprogram, which is entered only at the end of the 
integration range of an independent variable generator. Also, 
one additional input card is required by the subprogram. 
For a boundary value problem the control variable is 
specified by listing it as the first output variable. In 
this C9se, concentration is specified as the control variable 
by listing integrator 17 as the location of the first output 
variable. 
i 
In this example, a steady-state concentration of 5«0 X 
10~3 is desired. To start the problem two initial values 
are assumed for the concentration. One of these (5.0 X 10-3) 
is used on the input cards as the initial value for inte­
grator number 17, as the constant for constant multiplier 
number 15» and as one of the initial values for function 
multiplier number 1001. It is also used indirectly for the 
constant in constant multiplier number 14 since the constant 
is a function of the initial concentration. 
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SUBROUTINE INTER? 
C 
DIMENSION IVG(5), CODE(7500), YOUT (48), OUT(48),FMT(14), 
1 TITLE(14), N(150), D(1500), B(7005), MAP(7500) 
CŒMON CODE, IVG, NCOMP, NOUT, NEFG, NTDG, NABS, NMUL, NREL 
1 NSUM, NCON, NINT, YOUT, OUT, XNMl, X, M7, M6, 12, II, D, B 
2 TITLE, M5, N, FMT 
EQUIVALENCE (CODE, MAP) 
1 FORMAT (4E15.7, 15) 
IF(I1 - LASTI1) 22, 4, 2 . 
2 M9 = 1 
M4 = 0 
READ INPUT TAPE 5, 1, XI2, XFIN, DX, EPS, MAX 
LASTI1 = II 
4 DELTA = ABSF (X-XNM1) 
5 IF(DELTA - EPS) 8, 8, 6 
6 M6 = 1 
RETURN 
8 REWIND 3 
D = ABSF(X - XFIN) 
IF(D - DX) 20, 20, 10 
10 GO TO (14, 12), M9 
12 XI2 *= XII + ((XII - XI2) * (XFIN - XF1))/(XF1 - X) 
14 M9 = 2 
XF1 = X 
C THE FOLLOWING STATEMENTS DEPEND ON THE PROBLEM 
XII « CODE (38) 
CODE(38) = XI2 
CODE(69) = XI2 
CODE (86) «= XI2 
CODE (65) = XI2/200.0 
C 
M4 = M4 + 1 
IF(MAX - M4) 20, 20, 18 
18 M6 = 2 
RETURN 
20 M6 = 3 
RETURN 
22 STOP 
END 
Figure 30. Listing for INTER? subprogram 
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Figure 31. Input listing for example problem 2 
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The second assumed initial concentration (5.5 X 10~3) 
is specified on the last input card, along with the desired 
steady-state concentration (5.0 X 10*3), plus limits for 
use in determining when steady-state has been reached and 
when the boundary condition has been met. For measuring the 
approach to steady-state the current value of the control 
variable and its value at the end of the proceeding integra­
tion step are automatically supplied to the INTER? subprogram 
by the DDA subprogram. The input data card for this problem 
also contains the number 10 which specifies that if the 
boundary condition has not been met after 10 iterations, the 
problem should be terminated and the results of the last 
iteration printed out. 
After two steady-state solutions have been computed 
using the two assumed initial concentrations, a linear , 
interpolation procedure is used to compute a new trial 
initial concentration. 
Before starting each new iteration the initial values 
of the components mentioned above (integrator 17, constant 
multiplier 15, function multiplier 1001, constant multiplier 
14) must be reset with the new initial values. The numbers 
which must be changed before starting the next iteration are 
located somewhere in the storage block called CODE. To 
determine the location of an initial value for a given com­
ponent the following formulas may be used. 
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(1) Initial Values or integrators: 
I = (7 X NPI) +3 
where: NPI = number of integrators proceeding 
the desired integrator in the 
input deck 
I - the location within CODE, i.e., 
CODE (I) is the symbolic storage 
location of the desired initial 
value. 
(2) Constants for Constant Multipliers: 
I = (7 X NINT) + (4 X NPC) +3 
where: NINT = total number of integrators in 
the input deck 
NPC = number of constant multipliers 
proceeding this component in the 
input deck 
(3) Initial Values for Relay Control Variables: 
I = (7 X NINT) + (4 X NCON) + (6 X NSUM) 
+ (7 X NPR) + 3 
where : NCON = total number of constant multi­
pliers in the input deck 
NSUM = total number of summers in the 
input deck 
NPR = number of relays proceeding this 
component in the input deck 
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{h} Initial Valuê» Tor Function Multipliers ? 
I = (7 X NINT) + (4 X NCOM) + (6 X NSUM) 
+ (7 X NHEL) + (8X NPB) + K 
where ! NREL = total number of relays in the 
input deck 
NPM = number of function multipliers 
proceeding this component in the 
input deck 
K = 3 for UQ 
K = 4 for V0 
(5) Initial Values for Empirical Function Generators: 
I = (7 X NINT) + (4 X NCON) + (6 X NSUM) 
+ (7 X NHEL) + (8 X NMUL) + (3 X NABS) 
+ (4 X NTDG) + (6 X NPE) 
where : NMUL = total number of function multi 
pliers in the input deck 
NABS = total number of absolute value 
generators in the input deck 
NTDG = total number of transport delay 
generators in the input deck 
NPE = number of empirical function 
generators proceeding this com­
ponent in the input deck 
This example boundary value problem represents one form 
in which a boundary condition might occur; that is, as the 
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steady-stats valus of some variable. Another way in which 
a boundary condition occurs is as a specified value of a 
control variable at a given value of the independent variable 
(e.g. temperature at the wall of a pipe). The Fortran pro­
gram for the INTER? subprogram given in Figure 30 may be 
modified easily for such*a problem. The input variable EPS 
would be replaced by TFIN (the final value of the independent 
variable) and statements 4 and 5 would be replaced by: 
4 Y = IVG(3) 
5 I? (TFIN - Y) 8,8,6 
The subprogram INTER? as listed in Figure 30 is for use 
with the 20K system. To use it with the 10K system the 
DIMENSION statement must be changed to correspond to the 
DIMENSION statement of the main program of the 10K system. 
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The output for Example Problem 2 is given in Figure 32. 
Solution of this problem required about 90 seconds of com­
puter time. 
TIME = 
TIME = 
TIME = 
TIME = 
TIME = 
TIME = 
TIME = 
im = 
TIME = 
time = 
TIME = 
0.OOOOOOOE 00 
0.2500000E 03 
0.5000000E 03 
0.7500000E 03 
0.1000000E 04 
0.1250000E 04 
0.1500000E 04 
0 13c00oo" •* 
o.lzsooooe oa 
0.2000000E 04 
0.2250000E 04 
0.2500000E 04 
BOUNDARY VALUE VERSION OF THE STIRRED TANK REACTOR PROBLEM 
CONCENTRATION = 0.1528728E-01 
CONCENTRATION = 0.5247677E-02 
CONCENTRATION = 0.5017152E-02 
CONCENTRATION = 0.5003718E-02 
CONCENTRATION = 0.5000897E-02 
CONCENTRATION = 0.5000215E-02 
CONCENTRATION = 0.5000050E-02 
cotlcentbat ion = 
CONCENTRATION = 
CONCENTRATION = 
CONCENTRATION = 
0 « 5000010E-02 
0.5000000E-02 
O.4999998E-02 
0.4999997E-02 
TEMPERATURE = 
TEMPERATURE = 
TEMPERATURE = 
TEMPERATURE = 
TEMPERATURE = 
TEMPERATURE -
TEMPERATURE = 
NA NO I CD 
mtperatoae = 
TEMPERATURE = 
TEMPERATURE = 
TEMPERATURE = 
0.3000000E 03 
0.3045361E 03 
0.3056331E 03 
0.3058985E 03 
0.3059628E 03 
0 .3059784E 03  
0.3059822E 03 
o:3o35835e 03 
0.30s9831e 03 
0.3q5w33e 03 
0.3059834E 03 
0.3059834E 03 
CO 
v) 
Figure 32. Output for example problem 2 
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VI. CONCLUSIONS AND SUr-mAttï 
In its present form DIAN is a versatile programming 
system which can serve many useful purposes. It combines 
the advantages of a digital computer with the ease of program­
ming an analog computer. Less programming time is required 
than for a conventional digital computer program and a 
problem may be altered easily without additional programming 
or compilation time. 
Since DIAN operates in basic machine language and does 
not require recompilation for each problem, it is more 
efficient than either an interpretive or compiler method of 
simulating analog or DDA components. While the program may 
not be as efficient as a well written conventional digital 
computer program in solving a particular problem, the total 
computer time will probably be reduced due to the elimination 
of the compilation step. Since it is compatible with Fortran, 
DIAN may be used as a part of a larger Fortran program. Ex­
panding the system requires only that the Fortran portion 
be recompiled. The computation subroutine need never be 
recompiled unless extensive changes are made such as the 
addition of other types of components. One relatively 
J 
simple expansion of the system can be made in this way by 
adding provisions for a library subroutine controlling the 
I.B.M. 1403 to obtain graphical output. 
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The system may be used to simulate an analog computer or 
DDA or, it may be considered as a separate technique of 
problem solution with its own unique advantages. A problem 
may be started on an analog computer and, as the work 
progresses and refinements are added to the mathematical 
model, the program may become too large for the available 
analog computer facilities. If a digital computer is avail­
able, this system may be used without the necessity of com­
pletely rewriting the problem in the form of a conventional 
digital computer program. Alternatively, an initial program 
may be simplified so that it can be set up on an available 
analog computer for initial study. After this, the simpli­
fications may be removed and the complete problem solved on 
the digital computer without extensive reprogramming. Such 
an approach permits rapid variation of parameters on the 
simplified model using the analog computer to define the 
range of interest for each variable. 
The advantages of this system over conventional analog 
computers are; 
(1) Use of floating point arithmetic eliminates the 
problem of scaling. 
(2) The capacity of the system is much larger than 
that of most analog computers, 
(3) More general types of boundary value problems may 
be solved than may be handled on an analog com­
puter without memory. 
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(4) Any degree of accuracy may be achieved, with a 
corresponding increase in computing time, by 
reduction of the integration increment size. 
(5) Time lag due to material transport delay may be 
represented much more accurately than on an analog 
computer. 
(6) Output may be obtained in either graphical or 
tabular form. 
(7) Many non-linear functions may be generated accur­
ately. This results from the use of a more general 
type of integrator than the analog computer inte-
1 grator. 
Several other systems, cited in section II, have been 
developed to simulate the operation of analog computers or 
digital differential analyzers. DIAN has several advantages 
over all of these systems. 
(1) Use of a digital program in basic machine language 
eliminates interpretation time and the compilation 
step, and thereby, reduces computing time. 
(2) DIAN may be used for solving more general types 
of boundary value problems. 
(3) No special programming language is required since 
input is in the form of data cards of standard 
format. 
(4) Any number of problems may be solved sequentially 
in a multi-file run. 
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(5) It is possible to expand or modify the system by 
additional Fortran programming or to incorporate 
it into a larger Fortran program. 
(6) Non-linear functions may be generated by the use of 
the basic components. This is an advantage which 
conventional DDAs have over analog computers result­
ing from the use of a more general type of inte­
grator. Of the other simulation systems, only 
DIDAS (19) possesses this feature since it also 
uses the DDA integrator. 
Other important features of the system are: 
(1) Integration increment size and output frequency may 
be changed at any predetermined time during the 
problem solution. 
(2) Output format may be varied since the format is 
supplied as input information with each problem. 
It was originally intended to design a system for simulat­
ing a DDA on the I.B.M. 7074 for use as a supplement to a 
small analog computer for solving problems which were too 
large for the analog computer. However, the system, in its 
present form, possesses sufficient advantages over analog 
computers to justify its use even for small problems. Also, 
it is applicable to types of problems which cannot be solved 
on ordinary analog computers. 
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IX. APPENDIX 
A. Listings for 10K System 
C DIAN FORTRAN MAIN PROGRAM - 10K SYSTEM 
C 
DIMENSION IVGI5)» CODE I 3000), Y0UU48), 3UTI48),FMT(14), 
1 TITLE(14), N(150)» 0(1000), B(2505), MAPI 3000) 
COMMON CODE, IVG, NCOMP, NOUT, NEFG, NTDG, NABS, NMUL, NREL, 
1 NSUM, NCON, NINT, YOUT, OUT, XNM1, X, M7, M6, 12, II, 0, B, 
2 TITL-E, MS, N, FMT 
EQUIVALENCE (CODE, MAP) 
1 FORMAT (215, 615.7, 415) 
3 FORMAT (215, E15.7, 15) 
5 FORMAT (615) 
7 FORMAT (215, 3E15.7, 215) 
9 FORMAT (15, 3E15.7, 15) 
11 FORMAT (151 
13 FORMAT (14A5 ) 
15 FORMAT (215, E15.7, 15, A5, 15) 
17 FORMAT (3151 
19 FORMAT (415) 
21 FORMAT (1015) 
23 FORMAT (1HI, 25X14A5) 
25 FORMAT (4E15.7) 
27 FORMAT (215, 2E15.7, 415) 
READ INPUT TAPE 5,11, NPR06 
DO 5411M , NPROB 
REMIND 2 
REWIND 3 
READ INPUT TAPE 5,13, (TITLE(LI), Ll-1, 14) 
WRITE OUTPUT TAPE 10, 23, (TITLE(Ll), Ll-1,14) 
READ INPUT TAPE 5, 21, NINT, NCON, NSUM, NREL, NMUL, NABS, NTDG, 
1NEFG, NIVG, NOUT 
NCOMP «NINT • NCON • NSUM • NREL • NMUL • NABS • NTDG • NEFG 
KO - NINT * 7 
K1 • KO • I 
K2 « KO • (NCON • 4) 
K3 - K2 • I 
K4 « K2 • (NSUM • 6) 
K5 * K4 • 1 
K6 * K4 • (NREL • 7) 
K7 - NOUT • 1 
K8 * 5 • NIVG 
K9 • K6 U 
K10 « K6 • (NMUL • 8) 
Kll = K10 • 1 
K12 - K10 • (NABS • 3) 
K13 • K12 • 1 
K14 - K12 • (NTDG * 4) 
K15 » K14 '• I 
Figure 33. Listing for Fortran main program 
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99 
K16 = K14 + 6 
K19 « (100 • NÏOG) 
IF(NI NT) 56, 4, 2 
2 READ INPUT TAPE 5, 
4 IF(NCON) 56. 6, 6 
6 READ INPUT TAPE 5, 
8 IF(NSUM) 56. 12, 10 
10 READ INPUT TAPE 5, 5, 
12 IF(NREL) 56, 16, 14 
14 READ INPUT TAPE 5, 7, 
16 IF(NMUL) 56, 20, 18 
18 READ INPUT TAPE 5, 27, 
20 IF(NABS) 56, 24, 22 
22 READ INPUT TAPE 5, 17, 
24 IF(NTDG) 56, 28, 26 
26 READ INPUT TAPE 5, 19, 
28 IF(NEFG) 56. 34, 30 
30 003214=1, NEFG 
READ INPUT TAPE 5, 15, (COOE(K), K=K15, K16) 
K19 » K19 • 100 
K20 » K19 - 1 • (2 
READ INPUT TAPE 5, 
K15 = K15 • 6 
32 K16 » K16 • 6 
34 READ INPUT TAPE 5, 
READ INPUT TAPE 5, 
1, (CODE(K), K*l, KO) 
3, tCUOE(K), K=K1, K2) 
(CODE(K), K-K3, K4) 
(COOE(K), K»K5. K6) 
tCUOE(K), K = K9, K10) 
ICUDE(K), K • K11, K12) 
(CODE(K), K x K13« K14) 
• MAPIK16 - 21) 
25, (D(K), K*K19, K20) 
READ INPUT TAPE 5, 
9, (NIK), K-l, K8) 
5, (VOUT(Jl), J1 » 
13, (FMTIL3I.L3-1, 
1, NOUT) 
14) 
36 D04612-1, NIVG 
003813=1, 5 
L2 - (5 • 12) - 5 • 13 
38 IVG(13) • N(L2) 
40 CALL DOA 
GO TO (42. 44. 48, 50. 46). MS 
42 WRITE OUTPUT TAPE 10, FMT, (0UT(L4). L4 
GO TO 40 
44 CALL INTERP 
GO TO (46. 36. 
46 CONTINUE 
48 GO TO 54 
50 REWIND 3 
D052I4-1, M7 
READ TAPE 3, 
WRITE OUTPUT TAPE 
52 CONTINUE 
54 CONTINUE 
56 STOP 
END 
K7) 
50), M6 
(OUT(L4).14*1, K7) 
10. FUT , (OUT(L4).L4*1. K7) 
Figure 33. (Continued) 
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AAOO EXECUTE CNTRL7 ODA SUBPROGRAM 
AA02 DC 
AA04 aooA a 
AA06 •0*0+325+0+9100000001 
AA08 ORIGIN CNTRL325, COUNTA 
AA10 XZA 98,20 
AA12 RS 98» IWSTORAGk 
AA14 RG 98,SUBSTORE 
AA16 ZA1 156 
AA18 ZST1 TEMP 
A A 20 ZAl TEMP+1 
AA22 ZST1 102 
AA24 ZAl TEMP+2 
AA26 ZST1 101 
AA28 BES 12,0*X2T 
A A 30 CD 12(91,1 
AA32 BE DIAN 
AA34 B EXTEND/ 
AA36 OUTPUT ZAl Y 
AA38 ZST1 OUT 
AA40 XL 60,NOUT 
AA42 XA 60,1 
AA44 XL IN 6l,YOUT-l*X60 
AA46 ZAl Y+X61 
AÀ48 ZST1 OUT* X60 
AA50 BIX 60,»-3 
AA32 ESN 12 
AA54 ESF 13 
AA56 BES 11,HAL T2 + 9 
AA58 ESF 5 
AA60 TSM 12 
AA62 PTW 12.0UTAREAR0H 
AA64 BES 5.» 
AA66 BIX 50,0*X27 
AA68 B 0+X27 
AA70 8 cFCM 
AA72 8 DELAYM 
AA74 8 ABSM 
AA76 8 MULM 
AA78 8 DSNM 
AA80 8 AOOM 
AA82 8 CONM 
AA84 8 INTM 
AA86 AA 8 BRANCH-I 
AA88 8 INTP 
AA90 6 CONP 
AA92 B AODP 
AA94 8 OSNP 
AA96 8 MULP 
AA98 8 ÂBSP 
A800 8 OELAYP 
A802 8 EFGP 
ABÛ4 BSF l,» + 2 
AB06 BRANCH B WW 
AB08 XL 66, +0 
ABIO 8 CODE 1 
AB12 0 I AN ESN 3 
AB14 ESF 4 
AB16 ESF 8 
AB18 ESF 9 
AB20 XL 50,*0 
AB22 ZAl 11 
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AB24 CI 
6B26 BE 
AB28 ZST1 
AB30 ZAl 
AB32 STOl 
AB34 ZAl 
AB36 ZST1 
AB3B ZAl 
AB40 STOl 
AÛ42 ZAl 
AB44 ZST1 
AB46 CO 
AB48 BE 
AB50 B 
AB52 CD 
AB54 BE 
AB56 ESN 
AB5B B 
AB60 ESF 
AB62 ZAl 
AB64 SI 
AB66 BM1 
AB68 ESN 
AB70 8 
AB72 ESF 
AB74 A1 
AB76 STDl 
AB7B ZAl 
AB80 SI 
AB82 STDl 
AB84 ZAl 
AB86 STDl 
AB88 XL 
AB90 XL 
A892 ZAl 
AB94 ZA2 
AB96 SETCOMP ZA3 
AB98 STD3 
AC 00 ZA3 
AC02 STD3 
AC04 Z A3 
AC06 BZ3 
AC08 XL 
AC10 XA 
AC 12 AS1 
AC 14 AS2 
AC 16 XA 
AC1B BIX 
AC20 BIX 
AC22 ZST1 
AC24 ZST2 
AC26 XL 
AC28 ZAl 
AC 30 CI 
AC 32 BL 
AC34 ZAl 
AC 36 SI 
AC38 STDl 
AC40 ZAl 
AC42 SI 
AC44 STOl 
AC46 ZAl 
temp*3 
RESET 
TEMP+3 
•PRIORITY 
BRANCHC0M016.9) 
BRANCHCOMC 
159 
•TRPRIORITY 
BRANCHC0MD(6,9) 
BRANCHCOMC 
158 
TITLE(0>,6 
• •2  
et-3 
TITLE(1),2 
••3 
11 
••13 
11 
•23 
NOUT 
• 3 
6 
*•4 
6 
OUTRDW12.5) 
OUTROHI6.9) 
OUTAREARDWl2,5 ! 
NOUT 
0UTAREARDX16.9) 
• AA 
BLXC0M0I6.9) 
47» ^ 7 
33, *0 
xzacomo 
BLXCOMO 
47(5) 
»  ( ! ) ) • !  
CONST(O) 
•(9)^ 7 
NINT+X47 
• •7 
52,9993 
52,1 
COOE+X53 
C0DE+1»X53 
53,7 
52,-3 
47,SETCOMP 
COOE+X53 
COOE^HXSS 
BO,*10010 
• 340 
NCOMP 
RESET 
YRDW(2,5) 
NCOMP 
YRDw(6,9) 
YNHlRDWl2,5) 
NCOMP 
YNM1RDW(6,9) 
YNM2R0W(2,5) 
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AC48 SI NCOMP 
AC 50 STOl YNM2RDWI6.9) 
AC 52 RESET ZAl IVG*3 
AC54 ZSTl TEM+3 
AC 56 ZAl BWM 
AC58 ZSTl BRANCH 
AC60 TRW 11 
AC62 CO Il(9).l 
AC 64 BE BB 
AC66 XL 29,NCOMP 
AC 6 8 ZAl NMUL 
AC 70 A1 NEFG 
AC 72 XL 69.9991 
AC74 ZAl NTDG 
AC 76 SL1 2 
AC 7 8 XL 68,9991 
AC 80 XA 68.1 
AC 8 2 ZAl •0 
AC 84 ZSTl CB2 
AC 86 ZSTl CB3 
AC 8 7 ZSTl R*X29 
AC 8 8 ZSTl DZ+X29 
AC 90 BIX 29.-2 
AC91 ZSTl R+350+X69 
AC 92 ZSTl 0Z+350+X69 
AC94 BIX 69,—2 
AC 96 ZA2 NTDG 
AC98 BZ2 • •3 
AOOO ZSTl D-1+X68 
A002 BIX 68. —1 
AD04 BB ZAl ACS 
A006 ZSTl CBl 
AD08 ZAl IVG* 1 
A010 ZSTl Y 
A012 XL 28.1VG*4 
AO 14 XA 28.1 
A016 ZAl *9 
A018 STOl 112(0) 
A020 PC PRICONHCRD 
A022 B GOON*5 
A024 EXTENOY ESF 3 
A026 ESN 4 
AO 2 8 ZAl IVG* 3 
A030 SI TEM*3 
A032 BZ1 *»2 
A034 8 RESET 
*036 ZAl IVG+1 
*038 FA OZ 
A040 ZSTl Y 
A042 B EXTENOY-6 
A044 PRIORITY ZA3 0*X99 
A046 BSN 5,»*2 
A048 XL 87,97 
A050 CO 9993(11.2 
A052 BE CORRECT 
A054 BIX 80,RETRY 
A056 PR •*1 
AD5B TYP TAPE 
A060 NOP 
A062 B HALT 1*3 
A064 RETRY TRB 12 
A066 TSK 12 
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AD68 Z A3 162 
A070 CD 9993(0),0 
AD72 BE CORRECT *4 
AO 74 MSP 9993 
A076 XL 70,9993 
A078 XS 70,1 
A080 PR 0*X70 
A082 CORRECT XL 80,*10010 
A084 PR • •1 
AD86 BES 6, #*3 
AÛ88 TW 12.0UTRDW 
A090 PR ••1 
A092 TSM 12 
A094 XL 80,*10010 
A096 BSF 5,0*X8I 
A098 TRPRIORITVTRB 11 
AEOO BIX 80,»*2 
AE02 B RETRY-4 
AE04 XL 71,161 
AE06 MSP 71 
AE08 xs 71,1 
AE10 PR 0*X71 
AE 12 TWllPRI TRB 1.1 
AE14 TSK 11 
AE 16 B TRPRI0RI TV*1 
AE IB FIRST50 ESF 10 
AE20 TWZ ll.YROW 
AE22 TRh 11 
AE24 ESN 7 
AE26 XL 23,*46 
AE28 TEST BIX 28,GOON 
AE30 8LX 27,OUTPUT 
AE32 XL 28,1VG*4 
AE34 XA 28,1 
AE 36 ZAI OZ 
AE38 BMl ENGRANGE*! 
AE40 ZAI r 
AE42 FM zz 
AE44 ZA2 I VG*2 
AE46 C2 9991 
AE48 BH GOON 
AfcSO ENORANGE B HALT 2 
AE52 ZAI V 
AE54 FM ZZ 
AE56 CI IVG+2 
AE58 B ENDRANGE-1 
AE60 BIX 23,GOON 
AE62 BSF 8,**5 
AE64 XS 23,1 
AE66 ESF 7 
AE68 ESN 8 
AE70 B • O 
AE72 BES 10,FIRST50 
AE74 B S6CON050 
AE76 GOON ZAI OZ 
AE77 FA R 
AE78 FA V 
AE80 ZST1 Y 
AE81 ZST2 R 
AE82 ESF 2 
AE84 ESN 1 
AE86 BV2 • •1 
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AE88 BVl BRANCH*! 
AE90 B BRANCH+1 
AE92 WW ESF 3 
AE94 ZAI IVG+3 
AE96 ZA2 •0 
AE98 FO F50 
AFOO ZSTl DZ 
AF02 ZAI •TWllPRI 
AF04 STDl BRANCHC0MC16.9) 
AF06 ZAI BRANCHCOMO 
AF08 ZSTl 156 
AF 10 ZAI • 6 
AF 12 STDl 111(0) 
AF 14 TWZ ll.VROW 
AF 16 BES 4,»+2 
AF18 BLX 27,OUTPUT 
AF20 ESN 7 
AF22 ZAI BFF 
AF24 ZSTl BRANCH 
AF26 B GOON 
AF28 FF ZAI BCS 
AF 30 ZSTl CBl 
AF32 ZAI BCS+1 
AF34 ZSTl CB2 
AF36 ZAI BHH 
AF 38 B FF-2 
AF40 HH XL 26,*2 
AF42 ZAI CCS+X26 
AF44 ZSTl CBI+X26 
AF46 BIX 26,—2 
AF48 ESN 10 
AF50 ZAI BGM8 
AF52 ZSTl BRANCH 
AF54 XL 23,*46 
AF56 B GOON 
AF38 SEC0ND50 ZAI BTEST 
AF60 ZSTl BRANCH 
AF62 ZAI IVG+3 
AF64 ZSTl DZ 
AF66 ESN 9 
AF68 ZAI • 8 
AF70 STDl 111(0) 
AF72 TR 11.VNM2R0W 
AF74 TR 11 » YNMlRDb 
AF76 BTEST B TEST 
AF78 BMW B WW 
AF80 BFF B FF 
AF82 BHH B HH 
AF84 BGM8 B GOON-8 
AF86 I NTH ESN 2 
AF88 1NTP BSF 1,»*2 
AF90 B INPSM 
AF92 BES 3.INLZT 
AF94 XLIN 22.1+X24 
AF96 ZAI YNM2+X21 
AF98 FM CB3 
AG 00 FBV HALT1 
AG02 ZSTl TEM 
AG04 ZAI YNM1+X21 
AG06 ZSTl YNM2+X21 
AG08 FM CB2 
AGIO FBV HALT 1 
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*G12 
AG 14 
AG 16 
AG 18 
AG20 
AG22 
AG 24 
AG26 
AG26 
AG 30 00 
AG 32 
AG 34 
AG36 
AG38 
AG40 
AG42 
AG44 
AG46 
AG48 CC 
AG 50 
AG52 
AG54 
AG56 
AG58 
AG60 
AG62 
AG64 
AG66 INLZT 
AG68 
AG70 
AG72 CONM 
AG7* CONP 
AG 76 
AG78 
AG 80 
AG82 
AG 84 
AG86 MULM 
AG88 MULP 
AG 90 
AG92 
AG94 
AG96 
AG98 
AHOO 
AH02 
AH04 
AH06 
AH08 
AHIO 
AH 12 
AH 14 
AH 16 
AH 18 
AH20 TT 
AH22 
AH24 
AH 2 6 
AH28 
AH30 
AH32 
AH 34 
FA TEM 
FBV HALT 1 
ZSTl TEM 
ZAI Y + X21 
ZSTl YNM1+X21 
FM CB1 
FBV HALTl 
FA TEM 
FBV HALTl 
FM 0Z+X22 
FBV HALTl 
ZSTl DZ+X21 
ESN 1 
BSF 2,»*2 
B *+3 
ZS1 0Z+X21 
ZSTl 0Z+X21 
B CC+2 
ESN 1 
ESF 2 
ZAI 2+X24 
BM1 *3 
BZl **2 
B 2+X24 
XSN 24,0 
BIX 24,CC+2 
B CC+2 
ZAI 0+X24 
ZSTl Y+X21 
a cc 
ESN 2 
BSF l,«+2 
B CC+1 
BES 3,INLZT 
XLIN 22,1+X24 
ZAI Y+X21 
B 00 
ESN 2 
BES 1 » » + 2 
B TT 
BES 3,VV 
XLIN 22.2+X24 
ZAI Y+X21 
FS YNM2+X21 
ZSTl VNM2+X21 
FA V+X21 
FBV HALTl 
FM DZ+X22 
ZSTl 0Z+X21 
ZAI VNM2+X21 
FM YNMI+X21 
FBV HALTl 
FA DZ+X21 
BIX 24,00+1 
XLIN 22.2+X24 
ZAI OZ+X22 
FA YNM1+X21 
FBV HALTl 
ZSTl YNM1+X21 
ZAI V+X21 
ZSTl YNM2+X21 
BIX 24,INPSM 
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AH36 VV ZAI 0 + X24 
AH38 ZSTl YNM1+X21 
AH40 BIX 24,INLZT 
AH42 INPSM ESF 2 
AH44 ZS1 2+X24 
AH46 BMl EE 
AH48 XLIN 22.9991 
AH50 Z Al DZ+X22 
AH52 FA R+X21 
AH54 FBV HALTl 
AH56 ZSTl R*X2l 
AH58 XSN 24,0 
1 SO BIX 24,INPSM 
AH62 B INPSM 
AH63 EE BZ1 »-2 
AH64 ZAl Y+X21 
AH65 FA R + X21 
AH66 FBV HALTl 
AH67 ZSTl Y+X21 
AH68 ZST2 R + X21 
AH69 B 2+X24 
AH 70 EFGM ESN 2 
AH72 EFGP BES 1.-+2 
AH74 B EE-3 
AH76 ZAl 66(2,5) 
AH 7 8 SLl 2 
AH80 XLIN 55,9991 
AH82 BES 3.EMPINIT 
AH 84 XSN 98,2 
AH86 ZA3 Y+X21 
AH88 C3 D+X55 
AH90 BL HALT 3 
AH92 LEH YNM2+X21 
AH94 S HALT3 
AH 96 ZAl 1 + X98 
AH98 C3 0+X98 
A100 BE ••2 
A102 BLX 56,SLOPE 
A104 BES 3,*+5 
A106 ZSTl TEM+2 
AI08 FS YNM1+X21 
A110 ZSTl DZ+X21 
A112 ZAl TEM+2 
AI 14 ZSTl YNM1+X21 
AI 16 XA 66,1 
AI 18 XA 24,1 
AI 20 B COI 
Al 22 SLOPE XS 98,2 
AI 24 ZS2 98(2,5) 
AI 26 S2 *5 
AI 28 C2 YNM2(6,9)+X21 
AI 30 BL HALT3 
AI 32 ZAl 2+X98 
Al 34 FS 0+X98 
AI 36 ZSTl TEM+1 
AI 38 ZAl 3+X98 
A140 FS 1 + X98 
Al 42 FO TEM+1 
AI 44 FBV HALTl 
AI 46 CD 2(9)*X24,3 
AI 48 BE PP 
AI 50 ZSTl TEM+5 
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AI 52 ZAl 4+X98 
AI 54 FS 2 + X98 
AI 56 ZSTl TEM+4 
AI 58 FA TEM» 1 
AI60 ZSTl TEM+l 
AI 62 ZAl 5+X98 
AI 64 FS 3+X98 
AI 66 FD TEM+4 
AI 68 FBV HALTl 
AI 70 FS TEM+5 
AI 72 FD TEM* l 
AI 74 FBV HALTl 
AI 76 ZSTl TEMt-4 
AI 7fl ZAl Y+X21 
AI 80 FS 2+X98 
AI 82 FM TE M* 4 
AI 84 FA TEM+5 
AI 86 PP ZSTl TEM+1 
AI88 ZAl Y + X21 
A190 FS 0*X98 
AI 92 FM TEM+1 
A194 FA 1+X98 
A196 FBV HALTl 
AI9B B 0*X56 
AJOO EMPINIT Al • 0 
AJ02 ZSTl YNM2(1> 5)+X21 
A J04 Al 1+X24 
AJ06 Al 1+X24 
AJ08 SI • 1 
AJ10 STDl YNM2(6,91*X21 
AJ12 MSM YNM2+X21 
AJ14 ZAl 0*X24 
AJ16 ZSTl V*X2l 
AJ18 B EFGP»6 
AJ20 AOOH ESN 2 
AJ22 ADDP BSF 1,»*2 
A J24 8 CC*l 
AJ26 ZAl •0 
AJ28 ZSTl DZtX21 
AJ30 GG ZSl 0+X24 
AJ32 BMl LL 
AJ34 XLIN 22.9991 
AJ36 ZAl DZ*X22 
AJ38 FA DZ*X21 
AJ40 FBV HALTl 
AJ42 ZSTl DZ+X21 
AJ44 XSN 24,0 
AJ46 BIX 24,GG 
AJ48 B GG 
AJ50 IL BZl 2 
AJ52 XSN 24,0 
AJ54 XS 24,3 
AJ56 SIX 24«00»3 
AJ58 B 00*3 
AJ60 ABSH ESN 2 
AJ62 ABSP XS 24,1 
AJ64 BSF If ••a 
AJ66 B CC+l 
AJ68 XLIN 22tO*X24 
AJ70 ZAl DZ+X22 
AJ72 MSP 9991 
AJ74 B 00*2 
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A J 76 DSNM ESN 2 
AJ78 DSNP " BSF 1. »*3 
A J 80 XA 24,2 
AJ 82 e INPSM 
AJ84 BES 3,MM 
A J 86 ZAl 1 + X24 
AJ88 CI Y+X21 
AJ90 BH ZERO 
AJ92 ZAl 2+X24 
AJ94 CI Y+X21 
A J 96 BL ZERO 
AJ98 XLIN 22 » 3*X24 
AK00 ZAl DZ+X22 
AK02 XA 24,2 
AK04 B 00*2 
AK06 ZERO ZAl •0 
AK08 B » 3 
AK10 MM ZAl 0 + X24 
AK12 XA 24,2 
AK 14 B INLZT+1 
AK18 DELAYM ESN 2 
AK20 DELAYP BES 3,IN IT 
AK22 XL 65,Y*X21 
AK24 XA 66,1 
AK26 BES 1 « KK 
AK2B XLIN 22.1+X24 
AK 30 ZAl DZ+X22 
AK32 BES 9,**4 
AK34 FA D-1+X65 
AK36 ZSTl D-1+X65 
AK38 B CC*1 
AK40 ZSTl D-1 • X 6 5 
AK42 BIX 65,'*2 
AK44 XL 65.YNM1+X21 
AK46 XU 65.Y+X2I 
AK48 8 CC*1 
AK50 KK BES 7.CC+1 
AK52 BES 8, 3 
AK 54 ZAl D-1+X65 
AK 56 B DD*2 
AK 58 BIX 65,«*2 
AK60 XL 65,YNM1>X21 
AK62 XU 65,Y*X21 
AK64 B KK*2 
AK66 INI T BES l.NN 
AK68 ZAl 66(2,5) 
AK70 SLl 2 
AK 72 ZA2 0*X24 
AK74 A2 9991 
AK76 A1 • 1 
6K78 SLl 4 
AK80 A1 9992 
AK82 ZSTl Y*X21 
AK84 ZSTl YNM1+X21 
AK86 NN XA 66, 1 
AK88 B CC*1 
AK90 HALTl TYP OVERFLOW 
AK92 NOP 
AK94 BLX 27,OUTPUT 
AK96 ESN 13 
AK98 B • •2 
ALOO HALT2 ESF 13 
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AL02 ESF 12 
AL04 ZAl 5011,5) 
AL06 ZSTl M7 
AL08 XLIN 75,YOUT 
ALIO ZAl Y+X75 
AL12 ZSTl X 
AL14 ZAl YNH1+X75 
AL16 ZSTl XNM1 
AL18 ZAl 102 
AL20 ZSTl TEMP+1 
AL22 ZAl 101 
AL24 ZSTl TEMP+2 
AL26 XZA 98,20 
AL28 BCB 1,* 
AL30 ZAl TEMP 
AL32 ZSTl 156 
AL34 RS 98.SUBST0RE 
AL36 RG 96,I«STORAGE 
AL38 ZAl *0 
AL40 STDl 112(0) 
AL42 ZAl +3 
AL44 BES 13,••8 
AL46 ZAl *1 
AL48 BES 12,*+4 
AL49 ZAl +5 
AL50 BES 11,*+2 
AL51 ZAl *2 
AL52 ZSTl M5 
AL54 B 0*X94 
AL56 BES 11,«-2 
AL58 ZAl *4 
AL60 8 »-4 
AL62 HALT3 TYP OUTRANGE 
AL64 NOP 
AL66 B HALT 1*2 
AL68 OUTAREARDWDROH OUT.OUT+23 
AL70 OUTRDW OROW OUT*24,OUT*47 
AL72 YRDW DRDW Y*l,Y*350 
AL74 YNH1R0W OROW VNMl*l,YNHU350 
AL76 YNH2RDW OROW YNM2*1,YNH2*350 
AL78 IWSTORAGE DRDW -»*2,**11 
ALSO SUBSTORE DRDW -»*11,»*20 
AL82 OA 20 i 
AL 84 0,9 
AL86 OVERFLOW DC -ROW 
AL88 SFLOATING OVERFLOWS 
AL90 OUTRANGE DC -ROW 
AL92 3VARIABLE EXCEEDS RANGE OF TABLES 
AL94 TAPE DC -ROW 
AL96 3TEN TAPE ERRORSS 
AL98 DC 
AHOO CONST *7467834600 
AM02 BRANCHCOHD *0100000000 
AM04 PRICONWORO *1111110011 
AH06 XZACOMD *4600210000 
AM08 BLXCOMD *0200240000 
AHIO 11 *5110000001 
AH12 F50 *5.0F*1 
AH 14 CB1 +0F 
AH16 CB2 *0F 
AH18 CB3 *0F 
AH20 ACS +1F 
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AM22 BCS •15F—1i—SF-l 
AM24 CCS. •1.9166667F,-1=3333333F,*.41666667F 
AM26 TEMP •OFi*OF»*OF,*OF 
AM28 TEM +OF,*OF,*OF,+OF,'f-OF,*CF 
AM30 MS EQU 3323 
AM32 TITLE EQU 3324 
AM33 R EQU 3338 
AM34 OZ EQU 3839 
AM 36 Y EQU 4340 
AM38 YNM2 EQU 4841 
AM40 YNM1 EQU 5342 
AM42 D EQU 5843 
AM44 11 EQU 6843 
AM46 12 EQU 6844 
AM48 M6 EQU 6845 
AM50 M7 EQU 6846 
AM52 X EQU 6847 
AM54 XNMl EQU 6848 
AM56 OUT EQU 6849 
AM58 YOUT EQU 6897 
AM60 NINT EQU 6945 
AM62 NCON EQU 6946 
AM64 NSUM EQU 6947 
AM66 NREL EQU 6948 
AH68 NMUL EQU 6949 
AM70 NABS EQU 6950 
AM72 NTOG EQU 6951 
AM 74 NEFG EQU 6952 
AM76 NOUT EQU 6953 
AM78 NCOMP EQU 6954 
AM80 1VG EQU 6955 
AM82 CODE EQU 6960 
AM84 END CNTRL325 
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B. Modifications For 20K System 
The listings given in Figures 33 and 34 are for the 10K 
version of DIAN. These programs may be modified quite 
easily to give the 20K version which has a maximum of 1400 
components. 
The Fortran part of the system (Figure 33) is modified 
by making the following changes in the Dimension statementi 
CODE(7500), DU500), B(7O05), MAP(7500). 
More extensive changes are required in the DDA sub­
program (Figure 34) to accomplish the expansion to 1400 
components. Some of the changes correspond to the above 
changes in the dimension and location of the arrays and some 
are duè to requirements on indexing of arrays in Common 
storage in the add-storage mode. One instruction must be 
added to the program: 
Also, the instructions listed below must be changed for 
the 20K system. 
AH81 XA 55,10000 
A A4 2 
AB88 
AB90 
AC28 
AC80 
AC91 
AC92 
AK76 
XA 60,10001 
XL 47,+100000007 
XZA 53,10000 
ZAl +990 
XA 68,10001 
ZSTl R+1000+X69 
ZSTl DZ+1000+X69 
Al +10001 
DRDW Y+l,Y+1000 
DRDW YNM1+1,YNM1+1000 
DRDW YNM2+1,YNM2+1000 
AL72 YRDW 
AL74 YNM1RDW 
AL76 YNM2RDW 
106 
' Finally, to match locations of variables in the two 
programs, the variables in Common storage must be given new 
addresses by changing the instructions shown in Table 3» 
Table 3. Variable addresses for 20K system 
Number Variable Operation Address 
AM30 M5 EQU 
AM32 TITLE EQU 
AM33 R EQU 
AM34 DZ EQU 
AM36 Y EQU 
AM38 YNM2 EQU 
AM40 YNM1 EQU 
AM42 D EQU 
AM44 11 EQU 
AM46 12 EQU 
AM48 M6 EQU 
AM50 M7 EQU 
AM52 X EQU 
AM54 XNM1 EQU 
AM56 OUT EQU 
AM58 Y0IJT EQU 
AM60 NINT EQU 
AM62 NC0N EQU 
AM64 NSUM EQU 
AM66 N3EL EQU 
AM68 NMUL EQU 
AM70 NABS EQU 
AM72 NTDG EQU 
AM74 NEFG EQU 
AM76 NOUT EQU 
AM78 NC0MP EQU 
AM80 IVG EQU 
AM82 CODE EQU 
3823 
3824 
3838 
5239 
6640 
8041 
9442 
10843 
12343 
12344 
12345 
12346 
12347 
12348 
12349 
12397 
12445 
12446 
12447 
12448 
12449 
12450 
12451 
12452 
12453 
12454 
12455 
12460 
